Low voltage DC (LVDC) distribution systems offer improved efficiency and reliability in smart grids. A major challenge facing LVDC systems is DC-AC conversion. A study of an effective low voltage DC-AC converter is therefore presented. Modular Multilevel Converter (MMC) performance (in particular power loss) is compared with a conventional IGBTbased 2-level converter and its advantages highlighted. A phase-shifted sinusoidal PWM based individual voltage balancing strategy for the MMC is presented. A proportionalresonant controller is introduced to eliminate the 2 nd harmonic circulating current in the H-bridge MMC converter.
Introduction
Electricity distribution networks must adapt to accommodate increasing loads and the connection of new technologies such as embedded generation, energy storage and electric vehicle (EV) charging. LVDC distribution systems provide a promising solution to improve distribution system efficiency. DC better utilises conductor voltage rating, thereby increasing power capacities. Additionally, there are no reactive power, frequency stability and skin effect issues in DC networks. Use of power electronics to provide point-of-use regulation of AC supplies can eliminate reactive and harmonic power flows whilst maintaining user power quality. As shown in Figure 1 , DC distribution can minimise the conversion stages required to connect devices such photovoltaic (PV) and EV chargers. The types of loads attached to power systems are changing.
Household appliances such as TVs, DVDs, etc., require DC. Appliances, such as machine drives, need variable output frequency, achieved by converting AC to DC and DC to variable frequency AC using power electronics converters [1] . For these kinds of loads, conversion stages can be minimised with DC a distribution network. Resistive loads for heating and lighting can operate using both AC and DC.
A major challenge for LVDC distribution networks is the DC to AC power conversion stage, which must achieve high efficiency whilst meeting user power quality requirements. Whilst the structure and control method are relatively simple, it has significant disadvantages [2] . Firstly, a bulky passive AC filter is required to suppress undesired harmonics whilst high dv/dt causes EMC disturbance and large voltage and current stresses on each switch. The converter also has high switching loss. Finally, in the event of a DC bus short circuit, the DC capacitor stored energy leads to high DC fault current.
DC-AC Converters

Conventional IGBT-based 2-level converter
MOSFET-based modular multilevel converter
The modular multilevel converter (MMC) is an emerging technology for medium-and high-voltage applications [3] . It is suited to LVDC distribution systems since it offers low switching loss, and enables relatively high voltage operation with low harmonic content without the use of AC filters.  Modular construction: within each module, the voltage level is clamped and may be set to be compatible with each device"s voltage rating. The identical modular cells are scalable to different output voltage levels by using a suitable control strategy.  Low total harmonic distortion and low stress on each cell.  Smaller AC filters: with increased voltage levels, harmonic filter size can be decreased, leading to a significant cost reduction.
Loss calculation of two kinds of converters
Estimation of power converter losses is important for thermal circuit sizing and assessment of conversion efficiency [5] . Also, if replacing a conventional 2-level converter with and MMC, there should be no increase in losses. Loss calculations for both converter topologies are therefore presented. MOSFETs and IGBTs have two main power loss components: conduction loss and switching loss. Diode losses consist predominately of conduction and recovery losses [2] .
A. Conduction Loss
Power dissipation during conduction can be obtained by multiplying the on-state saturation voltage and current.
(1)
The on-state voltage for an IGBT can be expressed as: (2) where device forward resistance R on and IGBT forward voltage drop V ce0 are obtained from an output characteristic, such as that shown in Figure 4 (a), knowing the collector current I c . Similarly, MOSFET and diode on-state voltages, V on_MOSFET and V F respectively, are:
where V F0 is the diode no-load forward voltage drop.
Switching device conduction loss is therefore calculated as:
where T is the fundamental period and ̅ and are the average and rms values of collector current i c in the switching device over one fundamental period.
IGBT, MOSFET and diode conduction losses are therefore:
B. Switching Loss
Switching power loss occurs during a power device"s turn-on and turn-off switching transitions. As shown in Figure 4 (b) for an IGBT, switching energy loss is given as a function of collector current. Diode recovery losses are already included in total energy loss E ts . Therefore, IGBT switching loss is:
where E on , E off and E rr denote the turn-on, turn-off and diode reverse recovery energy losses, and K ts is the slope of total energy loss E ts . Average IGBT power loss ̅ can be expressed as:
where f s is the switching frequency.
For a MOSFET, however, switching energy loss curves such as Figure 4 (b) are not available. The relationship between drain current and drain-source voltage during turn-on and turn-off can however be presented as in Figure 5 [7] , which reveals that during the turn-on transient, the drain current I D increases to the value demanded by the load and that the gate voltage is clamped. The drain-source voltage V DS then begins to reduce. Turn-on loss is therefore obtained by integrating the product of I D and V DS during period t on . Similarly, turn-off switching loss may be calculated using I D and V DS during t off . Assuming the increase and decrease of voltage and current are linear during the turn-on and turn-off periods, as shown in Figure 5 , the following equations can be deduced.
Average switching energy and power losses are:
where t onN and t offN indicate the turn-on and turn-off times under test voltage V test and test current I test conditions.
For the MOSFET freewheeling diode, average reverse recovery power ̅ is calculated using reverse recovery charge Q RR [7] .
Loss calculation for an IGBT 2-level converter
The sinusoidal PWM control method is used for the conventional 2-level converter shown in Figure 2 . A triangular carrier wave with peak amplitudes of 1 is assumed and the modulation function v sin and load current i a are: Based on (6), the average conduction losses for the IGBT and diode can be estimated as:
According to (9) and (10), the total switching loss:
The total loss for one IGBT with freewheeling diode is:
Loss calculation for a MOSFET M2C
An MMC requires the PWM control to generate multi-level voltage output. Well-known multi-carrier PWM methods are Phase Shifted (PhS), Phase Disposition (PD), Phase Opposition Disposition (POD), and Alternative Phase Opposite Disposition (APOD). For an n-level MMC, n-1 triangular carriers with the same frequency and amplitude are arranged to produce n-level voltage output.
In PhS PWM, all carriers are phase shifted from each other by 360°/(n-1), as shown in Figure 6 (a). PhS-PWM leads to lower output voltage distortion for all modulation indices [8] .
In PD-PWM , all carriers have the same phase, as shown in Figure 6 (b). PD-PWM achieves the lowest line harmonic voltage distortion amongst the disposition methods [9] . 
Upper and lower arm currents, i a1 and i a2 , are defined as:
The arm currents consist of a DC component I d and a component at the fundamental frequency which is determined by AC-side output current I a [10] . These arm currents determine whether the MOSFET or the diode conducts. When i a1 >0, S m1 or D x1 conducts. When i a1 ≤0, D m1 or S x1 conducts.
As shown in Figure 6 (b), phase angle φ exists between i ao and V a . Thus, for arm current i a1 , α and β can be obtained be setting i a1 =0. The following can be deduced:
ωt: α → β, i a1 >0 S m1 or D x1 conducts ωt: β → α +2π, i a1 ≤0 D m1 or S x1 conducts
The average conduction loss during one modulation period:
Switching losses are calculated based on (11)- (14):
The total power loss for one cell is therefore: These results show that the power loss in the MMC is less than that for conventional IGBT-based 2-level converter. The MMC is therefore selected for further study.
Loss calculation results
MMC Control
The main considerations for MMC control are (1) cell capacitor voltage balance, (2) power loss minimisation, (3) minimisation of circulating current, and (4) independent and minimal cell control. In this section, several control methods are analysed and simulation results are presented.
The capacitor balancing control
Similar to other multilevel topologies, each capacitor voltage must be controlled and equalised [11] . As stated in Section 2.3.2, the PD-PWM method determines the number of cells that should be turned-on in one phase of the MMC. For PhS-PWM, the switch on and off states are defined after each carrier is arranged. PD-PWM and PhS-PWM control strategies are analysed in detail.
The PD-SPWM based balancing strategy
For an MMC, when arm current is positive, if a cell in the arm is on (i.e S xi is on in Figure 3 ), the corresponding capacitor will be charged and its voltage (V ci ) increases. When the arm current in negative, the capacitor will discharge and V ci decreases. If a cell is off (i.e. S xi is off in Figure 3 ), the corresponding capacitor will be bypassed regardless of arm current direction, and its voltage will be unchanged [12] .
The PD-SPWM based balancing strategy is summarised as:
(1) Capacitor voltages are periodically measured, and the upper arm group and the lower arm group are sorted in ascending order of voltage amplitude. (2) During positive arm current, a switching state is selected to charge the capacitor having the minimum voltage. During negative arm current, a switching state is chosen to discharge the capacitor having the maximum voltage.
This control method is widely used in MMC, especially in HVDC applications. However, it requires all capacitor voltages to be compared, meaning that the control method is not independent. Figure 7 , capacitor voltage is measured and compared with a reference. If the error is within ±5%, no control signal is generated. If it is outside this 5% band, a compensation signal (±a) is generated. According to the direction of arm current, this signal is either added to or subtracted from the amplitude of the corresponding carrier to modify the modulation index. In this way, the duty cycle of each cell can be changed to achieve appropriate capacitor charge and discharge. The inputs to this controller are its own capacitor voltage and arm current, thus giving independent cell control.
The PhS-SPWM based individual balancing control
The modulation index of PhS-SPWM control is expressed as: (35) where M cmd is the compensating signal. Equation (35) highlights the reciprocal relationship between compensating signal M cmd and modulation index M. Thus, a positive value of M cmd will decrease modulation index.
If V c is much less than V c_ref and i a1 >0, the capacitor should be charged for longer, i.e. the duty cycle of S xi in Figure 3 is increased. If i a1 <0, the capacitor should be discharged for a shorter time, i.e. the duty cycle of S xi is decreased.
As shown in Figure 8 , if an increase in upper arm S xi duty cycle is required, Msinωt should be reduced. When sinωt>0, M should be reduced. According to (35), a positive compensating signal M cmd is therefore required. Other cases are determined using the same method. Figure 10 shows the well-balanced capacitor voltages in a 5-level converter. In Figure 11 , one capacitor with a 20V DC offset is balanced after 0.4s using PhS-PWM based individual control. 
The elimination of input DC current distortion
Mathematical analysis [10] , has shown the 2 nd harmonic to be the most significant component in the circulating current. Circulating current i az can therefore be expressed as:
In a 3-phase system with a balanced load, the DC-side ripple current ΔI dc can be calculated as:
If the load is well balanced (I az = I bz = I cz ), the DC-side current will not have a 2 nd harmonic component. For an Hbridge inverter, however, the DC-side current will see a large 2 nd harmonic component.
Assuming that I az = I bz , the DC-side ripple current will be
From (39), the DC-side current is doubles that of the circulating current in each phase.
To eliminate the 2 nd harmonic component, the proportional resonant (PR) control method is introduced, as shown in Figure 12 . According to (27) and (28), the sum of i a1 and i a2 is twice the circulating current i az . A PR controller introduces an infinite gain at a selected resonant frequency (100Hz in this case) to eliminate the current harmonic at that frequency [13] . Figure 13 and Figure 14 show simulation results of input current without and with a PR controller respectively. Comparing these two waveforms, it can be concluded that the PR controller has a significant effect on elimination of 2 nd harmonic distortion. 
Conclusion
A low-voltage MOSFET-based MMC for application in a LVAC distribution system is investigated. Power losses in a MOSFET-based MMC and in a conventional IGBT-based 2-level converter have been calculated and compared. Results show that the total loss in the MOSFET-based MMC is lower than that in the conventional IGBT-based converter. PD-PWM and PhS-PWM based capacitor voltage balancing strategies for MMC used in an LVDC system are presented and evaluated. A method to eliminate 2 nd harmonic circulating current is also presented. The study shows that PhS-PWM based individual control with a PR controller can effectively provide voltage balancing for the MMC and eliminate DC-side current distortion. Future work will include development of a hardware demonstrator and practical verification of the individual control strategy. 
